2011年12月11日 星期日

Xilinx ISE Design Suite v13.2 MULTIPLATFORM

李多海  人妻  翰林高中

商品名稱: Xilinx ISE Design Suite v13.2 MULTIPLATFORM


商品分類: DVD9程式合輯.軟體合輯


商品類型: 電子設計套件軟體


語系版本: 英文正式版


運行平台: Windows XP/Vista/7


更新日期: 2011-11-03




安裝序號:



請詳讀SPYRAL資料夾中的install.txt

內容說明:



Xilinx ISE Design Suite 設計套件是面向 Virtex -6 和 Spartan -6 FPGA 系列並針對生產力

精心優化的工具套件,在降低功耗與成本方面取得了突破性進展。作為業界唯一一款特定領域的

設計套件,賽靈思最新版本的發佈, 是這一行業屢獲殊榮的軟體不斷發展和演進的又一重要一

步,它將進一步提高設計生產力和系統性能,使邏輯、嵌入式、數字信號處理 (DSP) 和系統設計

人員能夠更輕鬆地推出更複雜的創新型可編程電子產品,從而加速產品上市進程並提升產品質量。



ISE DESIGN SUITE 的主要優勢



針對 VIRTEX -6 和 SPARTAN -6 FPGA:

● 利用自動時鐘門控技術將動態功耗降低30%之多

● 利用第四代部分重配置設計流程降低系統成本

● PlanAhead - 面向邏輯設計人員的新款 RTL 到比特流設計流程

● 利用 AXI4 介面實現即插即用式 FPGA 設計



ISE Design Suite 13.2 可以使所有 7 系列 FPGA 產品的設計性能平均提高 7%。

● 現在可以為最低功耗、最低成本的 Artix -7 FPGA 和 Virtex -7 XT 系列產品提供初始設計支援。

● 通過內核生成器 (Core Generator),16 個新型和已改進的即插即用 IP 核可提供 AXI 互連,並

改進尺寸和性能。

● PlanAhead 提供了簡化的設計和分析,其中包括對 Virtex-7 和 Kintex -7 FPGA 的部分重配置支



● 幫助 Base System Builder 新手縮短了 Embedded Edition 的開發時間,從而加快了尺寸或性能優

化的設計的開發,其中包括對雙MicroBlaze AXI 嵌入式 系統的支援

英文說明:



Xilinx introduced the ISE Design Suite software to enable breakthrough optimizations for

power and cost with greater design productivity. For the first time, ISE design tools

deliver 'intelligent' clock-gating technology that reduces dynamic power consumption by

as much as 30 percent. The new suite also provides advances in timing-driven design

reservation, AMBA 4 AXI4-complaint IP support for plug-and-play design, and an intuitive

design flow with fourth-generation partial reconfiguration capabilities that lowers system

cost for a broad range of high performance applications.



With full production support for all Xilinx Virtex-6 and Spartan-6 FPGA families, the ISE

release continues its evolution as the industry's only domain-specific design suite with

interoperable design flows and tool configurations for logic, digital signal processing

(DSP), embedded processing, and system-level design. In addition, Xilinx incorporated a

number of software infrastructure and methodology enhancements that improve run time,

streamline system integration, and expand IP interoperability across its latest generation

device families and Targeted Design Platforms.



Intelligent Automation for Power Optimization



ISE Design Suite introduces the FPGA industry's first intelligent clock-gating technology

with fully automated analysis and fine-grain (logic slice) optimization capabilities

specifically developed to reduce the number of transitions, a primary contributing factor

of dynamic power dissipation in digital designs. The technology works by analyzing designs

using a series of unique algorithms to detect sequential elements...








1 則留言: